1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
/*
* Mach Operating System
* Copyright (c) 1991,1990,1989 Carnegie Mellon University
* All Rights Reserved.
*
* Permission to use, copy, modify and distribute this software and its
* documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
* ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie Mellon
* the rights to redistribute these changes.
*/
/*
Copyright 1988, 1989 by Intel Corporation, Santa Clara, California.
All Rights Reserved
Permission to use, copy, modify, and distribute this software and
its documentation for any purpose and without fee is hereby
granted, provided that the above copyright notice appears in all
copies and that both the copyright notice and this permission notice
appear in supporting documentation, and that the name of Intel
not be used in advertising or publicity pertaining to distribution
of the software without specific, written prior permission.
INTEL DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE
INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS,
IN NO EVENT SHALL INTEL BE LIABLE FOR ANY SPECIAL, INDIRECT, OR
CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM
LOSS OF USE, DATA OR PROFITS, WHETHER IN ACTION OF CONTRACT,
NEGLIGENCE, OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION
WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#ifndef _I386_PIT_H_
#define _I386_PIT_H_
#if defined(AT386) || defined(ATX86_64)
/* Definitions for 8254 Programmable Interrupt Timer ports on AT 386 */
#define PITCTR0_PORT 0x40 /* counter 0 port */
#define PITCTR1_PORT 0x41 /* counter 1 port */
#define PITCTR2_PORT 0x42 /* counter 2 port */
#define PITCTL_PORT 0x43 /* PIT control port */
#define PITAUX_PORT 0x61 /* PIT auxiliary port */
/* bits used in auxiliary control port for timer 2 */
#define PITAUX_GATE2 0x01 /* aux port, PIT gate 2 input */
#define PITAUX_OUT2 0x02 /* aux port, PIT clock out 2 enable */
#define PITAUX_VAL 0x20 /* aux port, output */
#endif /* defined(AT386) */
/* Following are used for Timer 0 */
#define PIT_C0 0x00 /* select counter 0 */
#define PIT_LOADMODE 0x30 /* load least significant byte followed
* by most significant byte */
#define PIT_NDIVMODE 0x04 /*divide by N counter */
/* Used for Timer 1. Used for delay calculations in countdown mode */
#define PIT_C1 0x40 /* select counter 1 */
#define PIT_READMODE 0x30 /* read or load least significant byte
* followed by most significant byte */
#define PIT_SQUAREMODE 0x06 /* square-wave mode */
#define PIT_RATEMODE 0x02 /* rate generator mode */
/* Used for Timer 2. */
#define PIT_C2 0x80 /* select counter 2 */
#define POST_PORT 0x80 /* used for tiny i/o delay */
/*
* Clock speed for the timer in hz divided by the constant HZ
* (defined in param.h)
*/
#if defined(AT386) || defined(ATX86_64)
#define CLKNUM 1193167
#endif /* AT386 */
extern void clkstart(void);
extern void pit_prepare_sleep(int hz);
extern void pit_sleep(void);
extern void pit_udelay(int usec);
extern void pit_mdelay(int msec);
#endif /* _I386_PIT_H_ */
|