summaryrefslogtreecommitdiff
path: root/i386/i386/proc_reg.h
blob: 80835361f2cd5e7de5097240d63ff9b42e7c192f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
/* 
 * Mach Operating System
 * Copyright (c) 1991,1990 Carnegie Mellon University
 * All Rights Reserved.
 * 
 * Permission to use, copy, modify and distribute this software and its
 * documentation is hereby granted, provided that both the copyright
 * notice and this permission notice appear in all copies of the
 * software, derivative works or modified versions, and any portions
 * thereof, and that both notices appear in supporting documentation.
 * 
 * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
 * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
 * ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
 * 
 * Carnegie Mellon requests users of this software to return to
 * 
 *  Software Distribution Coordinator  or  Software.Distribution@CS.CMU.EDU
 *  School of Computer Science
 *  Carnegie Mellon University
 *  Pittsburgh PA 15213-3890
 * 
 * any improvements or extensions that they make and grant Carnegie Mellon
 * the rights to redistribute these changes.
 */
/*
 * Processor registers for i386 and i486.
 */
#ifndef	_I386_PROC_REG_H_
#define	_I386_PROC_REG_H_

/*
 * CR0
 */
#define	CR0_PG	0x80000000		/*	 enable paging */
#define	CR0_CD	0x40000000		/* i486: cache disable */
#define	CR0_NW	0x20000000		/* i486: no write-through */
#define	CR0_AM	0x00040000		/* i486: alignment check mask */
#define	CR0_WP	0x00010000		/* i486: write-protect kernel access */
#define	CR0_NE	0x00000020		/* i486: handle numeric exceptions */
#define	CR0_ET	0x00000010		/*	 extension type is 80387 */
					/*	 (not official) */
#define	CR0_TS	0x00000008		/*	 task switch */
#define	CR0_EM	0x00000004		/*	 emulate coprocessor */
#define	CR0_MP	0x00000002		/*	 monitor coprocessor */
#define	CR0_PE	0x00000001		/*	 enable protected mode */

/*
 * CR3
 */
#define	CR3_PCD	0x0010			/* Page-level Cache Disable */
#define	CR3_PWT	0x0008			/* Page-level Writes Transparent */

/*
 * CR4
 */
#define	CR4_VME		0x0001		/* Virtual-8086 Mode Extensions */
#define	CR4_PVI		0x0002		/* Protected-Mode Virtual Interrupts */
#define	CR4_TSD		0x0004		/* Time Stamp Disable */
#define	CR4_DE		0x0008		/* Debugging Extensions */
#define	CR4_PSE		0x0010		/* Page Size Extensions */
#define	CR4_PAE		0x0020		/* Physical Address Extension */
#define	CR4_MCE		0x0040		/* Machine-Check Enable */
#define	CR4_PGE		0x0080		/* Page Global Enable */
#define	CR4_PCE		0x0100		/* Performance-Monitoring Counter
					 * Enable */
#define	CR4_OSFXSR	0x0200		/* Operating System Support for FXSAVE
					 * and FXRSTOR instructions */
#define	CR4_OSXMMEXCPT	0x0400		/* Operating System Support for Unmasked
					 * SIMD Floating-Point Exceptions */

#ifndef	__ASSEMBLER__
#ifdef	__GNUC__

#ifndef	MACH_HYP
#include <i386/gdt.h>
#include <i386/ldt.h>
#endif	/* MACH_HYP */

static inline unsigned long
get_eflags(void)
{
	unsigned long eflags;
	asm("pushfd; pop %0" : "=r" (eflags));
	return eflags;
}

static inline void
set_eflags(unsigned long eflags)
{
	asm volatile("push %0; popfd" : : "r" (eflags));
}

#define get_esp() \
    ({ \
	register unsigned long _temp__ asm("esp"); \
	_temp__; \
    })

#define get_eflags() \
    ({ \
	register unsigned long _temp__; \
	asm("pushf; pop %0" : "=r" (_temp__)); \
	_temp__; \
    })

#define	get_cr0() \
    ({ \
     register unsigned long _temp__; \
	asm volatile("mov %%cr0, %0" : "=r" (_temp__)); \
	_temp__; \
    })

#define	set_cr0(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("mov %0, %%cr0" : : "r" (_temp__)); \
     })

#define	get_cr2() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("mov %%cr2, %0" : "=r" (_temp__)); \
	_temp__; \
    })

#ifdef	MACH_PV_PAGETABLES
extern unsigned long cr3;
#define get_cr3() (cr3)
#define	set_cr3(value) \
    ({ \
	cr3 = (value); \
	if (!hyp_set_cr3(value)) \
		panic("set_cr3"); \
    })
#else	/* MACH_PV_PAGETABLES */
#define	get_cr3() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("mov %%cr3, %0" : "=r" (_temp__)); \
	_temp__; \
    })

#define	set_cr3(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("mov %0, %%cr3" : : "r" (_temp__) : "memory"); \
     })
#endif	/* MACH_PV_PAGETABLES */

#define flush_tlb() set_cr3(get_cr3())

#ifndef	MACH_PV_PAGETABLES
#define invlpg(addr) \
    ({ \
	asm volatile("invlpg (%0)" : : "r" (addr)); \
    })

#define invlpg_linear(start) \
    ({ \
	asm volatile( \
		    "movw %w1,%%es\n" \
		  "\tinvlpg %%es:(%0)\n" \
		  "\tmovw %w2,%%es" \
		:: "r" (start), "q" (LINEAR_DS), "q" (KERNEL_DS)); \
    })

#define invlpg_linear_range(start, end) \
    ({ \
	register unsigned long var = trunc_page(start); \
	asm volatile( \
		    "movw %w2,%%es\n" \
		"1:\tinvlpg %%es:(%0)\n" \
		  "\taddl %c4,%0\n" \
		  "\tcmpl %0,%1\n" \
		  "\tjb 1b\n" \
		  "\tmovw %w3,%%es" \
		: "+r" (var) : "r" (end), \
		  "q" (LINEAR_DS), "q" (KERNEL_DS), "i" (PAGE_SIZE)); \
    })
#endif	/* MACH_PV_PAGETABLES */

#define	get_cr4() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("mov %%cr4, %0" : "=r" (_temp__)); \
	_temp__; \
    })

#define	set_cr4(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("mov %0, %%cr4" : : "r" (_temp__)); \
     })


#ifdef	MACH_RING1
#define	set_ts() \
	hyp_fpu_taskswitch(1)
#define	clear_ts() \
	hyp_fpu_taskswitch(0)
#else	/* MACH_RING1 */
#define	set_ts() \
	set_cr0(get_cr0() | CR0_TS)

#define	clear_ts() \
	asm volatile("clts")
#endif	/* MACH_RING1 */

#define	get_tr() \
    ({ \
	unsigned short _seg__; \
	asm volatile("str %0" : "=rm" (_seg__) ); \
	_seg__; \
    })

#define	set_tr(seg) \
	asm volatile("ltr %0" : : "rm" ((unsigned short)(seg)) )

#define	get_ldt() \
    ({ \
	unsigned short _seg__; \
	asm volatile("sldt %0" : "=rm" (_seg__) ); \
	_seg__; \
    })

#define	set_ldt(seg) \
	asm volatile("lldt %0" : : "rm" ((unsigned short)(seg)) )

/* This doesn't set a processor register,
   but it's often used immediately after setting one,
   to flush the instruction queue.  */
#define flush_instr_queue() \
	asm("jmp 0f\n" \
            "0:\n")

#ifdef MACH_RING1
#define get_dr0() hyp_get_debugreg(0)
#else
#define	get_dr0() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("movl %%dr0, %0" : "=r" (_temp__)); \
	_temp__; \
    })
#endif

#ifdef MACH_RING1
#define set_dr0(value) hyp_set_debugreg(0, value)
#else
#define	set_dr0(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("movl %0,%%dr0" : : "r" (_temp__)); \
    })
#endif

#ifdef MACH_RING1
#define get_dr1() hyp_get_debugreg(1)
#else
#define	get_dr1() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("movl %%dr1, %0" : "=r" (_temp__)); \
	_temp__; \
    })
#endif

#ifdef MACH_RING1
#define set_dr1(value) hyp_set_debugreg(1, value)
#else
#define	set_dr1(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("movl %0,%%dr1" : : "r" (_temp__)); \
    })
#endif

#ifdef MACH_RING1
#define get_dr2() hyp_get_debugreg(2)
#else
#define	get_dr2() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("movl %%dr2, %0" : "=r" (_temp__)); \
	_temp__; \
    })
#endif

#ifdef MACH_RING1
#define set_dr2(value) hyp_set_debugreg(2, value)
#else
#define	set_dr2(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("movl %0,%%dr2" : : "r" (_temp__)); \
    })
#endif

#ifdef MACH_RING1
#define get_dr3() hyp_get_debugreg(3)
#else
#define	get_dr3() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("movl %%dr3, %0" : "=r" (_temp__)); \
	_temp__; \
    })
#endif

#ifdef MACH_RING1
#define set_dr3(value) hyp_set_debugreg(3, value)
#else
#define	set_dr3(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("movl %0,%%dr3" : : "r" (_temp__)); \
    })
#endif

#ifdef MACH_RING1
#define get_dr6() hyp_get_debugreg(6)
#else
#define	get_dr6() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("movl %%dr6, %0" : "=r" (_temp__)); \
	_temp__; \
    })
#endif

#ifdef MACH_RING1
#define set_dr6(value) hyp_set_debugreg(6, value)
#else
#define	set_dr6(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("movl %0,%%dr6" : : "r" (_temp__)); \
    })
#endif

#ifdef MACH_RING1
#define get_dr7() hyp_get_debugreg(7)
#else
#define	get_dr7() \
    ({ \
	register unsigned long _temp__; \
	asm volatile("movl %%dr7, %0" : "=r" (_temp__)); \
	_temp__; \
    })
#endif

#ifdef MACH_RING1
#define set_dr7(value) hyp_set_debugreg(7, value)
#else
#define	set_dr7(value) \
    ({ \
	register unsigned long _temp__ = (value); \
	asm volatile("movl %0,%%dr7" : : "r" (_temp__)); \
    })
#endif

#endif	/* __GNUC__ */
#endif	/* __ASSEMBLER__ */

#endif	/* _I386_PROC_REG_H_ */